opencores.org

• equiv: Content-type content: text/html; charset=utf-8
• name: keywords content: cores, VHDL, Verilog HDL, ASIC, Synthesizable, standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM, full custom, system on a chip, SOC, reusable, design, development, synthesis, designs, developers, C, Linux, eCos, open, free, open source cores, RTL code, system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor, system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic, FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software, semiconductor design, integrated circuits, system designs, chip designs, EDAs, design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis, circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs, CPLDs, verification, Simulation
• equiv: X-UA-Compatible content: IE=edge
• equiv: origin-trial content: AlK2UR5SkAlj8jjdEc9p3F3xuFYlF6LYjAML3EOqw1g26eCwWPjdmecULvBH5MVPoqKYrOfPhYVL71xAXI1IBQoAAAB8eyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiV2ViVmlld1hSZXF1ZXN0ZWRXaXRoRGVwcmVjYXRpb24iLCJleHBpcnkiOjE3NTgwNjcxOTksImlzU3ViZG9tYWluIjp0cnVlfQ==
• equiv: origin-trial content: Amm8/NmvvQfhwCib6I7ZsmUxiSCfOxWxHayJwyU1r3gRIItzr7bNQid6O8ZYaE1GSQTa69WwhPC9flq/oYkRBwsAAACCeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiV2ViVmlld1hSZXF1ZXN0ZWRXaXRoRGVwcmVjYXRpb24iLCJleHBpcnkiOjE3NTgwNjcxOTksImlzU3ViZG9tYWluIjp0cnVlfQ==
• equiv: origin-trial content: A9nrunKdU5m96PSN1XsSGr3qOP0lvPFUB2AiAylCDlN5DTl17uDFkpQuHj1AFtgWLxpLaiBZuhrtb2WOu7ofHwEAAACKeyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiQUlQcm9tcHRBUElNdWx0aW1vZGFsSW5wdXQiLCJleHBpcnkiOjE3NzQzMTA0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9
• equiv: origin-trial content: A93bovR+QVXNx2/38qDbmeYYf1wdte9EO37K9eMq3r+541qo0byhYU899BhPB7Cv9QqD7wIbR1B6OAc9kEfYCA4AAACQeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiQUlQcm9tcHRBUElNdWx0aW1vZGFsSW5wdXQiLCJleHBpcnkiOjE3NzQzMTA0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9
• equiv: origin-trial content: A1S5fojrAunSDrFbD8OfGmFHdRFZymSM/1ss3G+NEttCLfHkXvlcF6LGLH8Mo5PakLO1sCASXU1/gQf6XGuTBgwAAACQeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiQUlQcm9tcHRBUElNdWx0aW1vZGFsSW5wdXQiLCJleHBpcnkiOjE3NzQzMTA0MDAsImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9

• http://opencores.org/
• http://opencores.org/projects
• http://opencores.org/forum
• About
• Mission
• Logos
• Community
• Statistics
• HowTo/FAQ
• FAQ
• Project
• SVN
• WISHBONE
• EDA Tools
• Media
• News
• Articles
• Newsletter
• Licensing
• Commerce
• http://opencores.org/shop/items
• Advertise
• Jobs
• Partners
• Maintainers
• Contact us
• Primal Origins: Open Source Hardware-Enforced Economic Policy Engine
• Sigasi launches Open Source Program
• ⭐⭐⭐⭐⭐ Sensor networks for agriculture based on #FPGA
• OpenCores statistics
• Primal Origins
• Simple AXI4-Lite bridges for IPbus and Wishbone
• E80
• Soft-Core IP for calculate RAW data from IR camera to temperatures
• Wire-Frame 3D Graphics Accelerator IP Core
• DDR 4 memory controller
• Robot_Arduino_explore_and_sensor
• Soft Decision Viterbi Decoder
• I2C controller core
• I2C master/slave Core
• I2C Slave
• SPI Master/Slave Interface
• Ethernet MAC 10/100 Mbps
• Quad SPI Flash Controller
• SPI Verilog Master & Slave modules
• CAN Protocol Controller
• Privacy policy

• http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode
• Oliscience

            Domain Name: OPENCORES.ORG
Registrar: Key-Systems GmbH
Domain Status: client transfer prohibited
Registry Expiry Date: 2026-09-18T23:59:05Z
Creation Date: 1999-09-18T23:59:05Z
Updated Date: 2025-11-24T21:47:33.935Z
Name Server: NS0.TRANSIP.NET
Name Server: NS1.TRANSIP.NL
Name Server: NS2.TRANSIP.EU
REGISTRAR Contact: Key-Systems GmbH
>>> Last update of RDAP database: 2026-01-17T17:52:08Z         

テクニカルSEO

オンページSEO

コンテンツとUX